Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

Calling wafer-scale "no interconnect" is kind of misleading since it's still very difficult to stitch reticles and it has yield challenges.


Indeed, that Zdnet article hints at how they solved that but doesn't provide detail enough to make sense of it.




Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: